## Administrivia

- Homework 6 on Web; due next Wednesday.


## Slide 1

## Minute Essay From Last Lecture

- Question: Looking at figure 5.33, what control signals do we need for the "instruction fetch" step? Give values for all of the following (or as many things on the figure as you have time to decide about):

| RegDst | RegWrite | ALUSrcA |
| :--- | :--- | :--- |
| MemRead | MemWrite | MemtoReg |
| IorD | IRWrite | PCWrite |
| PCWriteCond | ALUSrcB | PCSrc |

Pseudocode, again:
IR = Memory[PC]
$P C=P C+4$

- Answer?


## The Multiple-Cycle Implementation, Big Picture

- First step was to revise datapath — eliminate duplicate functional units, add multiplexors and "save areas" as needed.
- Next step was to define steps into which we can break instructions and figure out what control signals we need.
- Final step will be to figure out how to generate these control signals.


## Instruction Steps for R-Type Instruction

- In pseudocode:
(1) $\mathrm{IR}=$ Memory $[\mathrm{PC}]$; $\mathrm{PC}=\mathrm{PC}+4$
(2) $\mathrm{A}=\operatorname{Reg}[\operatorname{IR}[25-21]] ; \mathrm{B}=\operatorname{Reg}[\operatorname{R}[20-16]]$;

ALUOut $=\mathrm{PC}+($ sign-extend $(\operatorname{IR}[15-0]) \ll 2)$
(3b) ALUOut $=$ A op B
Slide 4
(4b) Reg[IR[15-11]] = ALUOut

- This works, right? Trace through how data moves.


## Instruction Steps for 1w

- In pseudocode:
(1) $\mathrm{IR}=$ Memory[PC]; $\mathrm{PC}=\mathrm{PC}+4$
(2) $\mathrm{A}=\operatorname{Reg}[\operatorname{IR}[25-21]] ; \mathrm{B}=\operatorname{Reg}[\operatorname{R}[20-16]] ;$

ALUOut $=$ PC $+($ sign-extend $(\operatorname{IR}[15-0]) \ll 2)$
(3a) ALUOut $=$ A + sign-extend(IR[15-0])
(4a1) MDR = Memory[ALUOut]
(5) $\operatorname{Reg}[I R[20-16]]=\operatorname{MDR}$

- This works, right? Trace through how data moves.


## Instruction Steps for sw

- In pseudocode:
(1) $\mathrm{IR}=$ Memory $[\mathrm{PC}]$; $\mathrm{PC}=\mathrm{PC}+4$
(2) $A=\operatorname{Reg}[\operatorname{R}[25-21]] ; \mathrm{B}=\operatorname{Reg}[\operatorname{R}[20-16]]$;

ALUOut $=$ PC $+($ sign-extend $(\operatorname{IR}[15-0]) \ll 2)$
(3a) ALUOut $=$ A + sign-extend(IR[15-0])
(4a2) Memory[ALUOut] = B

- This works, right? Trace through how data moves.


## Instruction Steps for beq

- In pseudocode:
(1) $\mathrm{IR}=$ Memory $[\mathrm{PC}]$; $\mathrm{PC}=\mathrm{PC}+4$
(2) $\mathrm{A}=\operatorname{Reg}[\operatorname{IR}[25-21]] ; \mathrm{B}=\operatorname{Reg}[\operatorname{R}[20-16]] ;$

ALUOut $=$ PC $+($ sign-extend $(\operatorname{IR}[15-0]) \ll 2)$
(3c) if ( $\mathrm{A}==\mathrm{B}$ ) $\mathrm{PC}=$ ALUOut

## Slide 7

## Instruction Steps for $j$

- In pseudocode:
(1) $\mathrm{IR}=$ Memory $[\mathrm{PC}]$; $\mathrm{PC}=\mathrm{PC}+4$
(2) $\mathrm{A}=\operatorname{Reg}[\operatorname{R}[25-21]] ; \mathrm{B}=\operatorname{Reg}[\operatorname{R}[20-16]]$; ALUOut $=$ PC $+($ sign-extend $(\operatorname{IR}[15-0]) \ll 2)$

Slide 8
(3d) $\mathrm{PC}=\mathrm{PC}[31-28] \quad| |(\operatorname{IR}[25-0] \ll 2)$

- This works, right? Trace through how data moves.


