

## A Little More About Memory Hierarchies

- Standard picture shows registers, cache, main memory, disk.
- "Cache" can really be several levels, each faster and more expensive than the one below. Level one (L1) cache usually on chip with processor, other levels not. Generally managed by hardware (as part of "memory management unit" (MMU)). "Set associative" cache is compromise between simplicity of direct mapped cache and flexibility of fully associative cache.

Slide 2

## A Little More About Processor Improvements

 "Deeper" pipelines (more stages — 20 or 30 in some recent processors): More potential for speedup but more complicated to build and more potential for the various hazards. Many very sophisticated schemes for keeping pipeline full / not stalled.

Slide 3

- "Superscalar" architecture: Idea is to duplicate some functional units and allow CPU to execute more than on instruction at a time. Requires complicated "dispatch" hardware to determine what instructions can be done in parallel.
- VLIW ("very long instruction word"): Another form of "instruction-level parallelism", but encoded in instructions themselves, so figuring out what can be done in parallel is compiler's job.

## A Little More About Processor Improvements, Continued

- "Simultaneous multithreading": Processor executes instructions from different "threads" in parallel. Intel calls their version "hyperthreading". Supposedly allows a single processor to look to the o/s like two logical processors.
- Multi-core chips: Multiple processors on a single chip. May or may not share L1 cache.

Slide 4



