## Administrivia

• In reading material from Appendix C, goal should be not to master all details, just enough to understand how you can get from the simplest-described building blocks to the eventual goal, implementation of (subset of) MIPS architecture.

Slide 1

	Circuit Design — Overview
	<ul> <li>Big picture — goal is to sketch an implementation of the MIPS architecture in terms of simple building blocks ("gates").</li> </ul>
Slide 2	<ul> <li>Gates here means hardware objects (typically implemented using some sort of switch, as discussed last time) that implement basic operations of Boolean algebra. We'll mostly use three types — AND gates, OR gates, inverters. (Figure C.2.1 shows standard notation.)</li> </ul>
	<ul> <li>A word about notation: We'll use the textbook's notation for Boolean algebra, which alas is different from what you used in CSCI 1323.</li> </ul>
	CSCI 2321 CSCI 1323
	$a \cdot b \qquad a \wedge b$
	$a~+~b~~~~a~\vee~b$
	$\overline{a}$ $a'$



Slide 3



Slide 4



Slide 5

## So we can define, for any combinational logic block, something that maps *n* inputs to *m* outputs by connecting an "array" of AND gates (one for each combination of inputs) to an "array" of OR gates (one for each output). (Example in C.3.) Slide 6 Notice that representation in Figure C.3.5 could be changed to represent a different function by changing the positions of the dots — so generic term "programmable logic array" (PLA) makes sense? Another standardized way to represent combinational logic block is "ROM" (read-only memory) — for *n* inputs and *m* outputs we'd need 2<sup>n</sup> entries each consisting of *m* bits. For either of these the process of turning a truth table into implementation can be automated.

## "Don't Care" Inputs/Outputs

- For not-so-small numbers of inputs a full truth table can be big, so it's worthwhile to think about whether there's something simpler that gets the same effect.
- One way to do this exploit "don't care"s. Input "don't care" arises when both values for an input (in combination with other inputs) give same result. Output "don't care" arises when we aren't interested in output for some combination inputs (maybe it can never occur?). Textbook shows how to use this idea to produce a shorter truth table.
- Exploiting the shorter table, and in general minimizing the complexity of the combinational logic block, can be done manually ("Karnaugh maps") or automatically (various design tools).

## Arrays of Logic Elements

- Descriptions so far (except for decoder) have been in terms of single-bit inputs. But often we want to work on word-size collections (e.g., 32 bits of register).
- To do this, we (usually?) can build an "array" of identical logic blocks.
- If inputs/outputs are not in some way connected, can just indicate that input/output values are more than one bit ("bus"). Example — bitwise AND of 32-bit values.
- If inputs/outputs are connected, idea still works but picture must indicate connections. Example — addition of 32-bit values using 32 single-bit "adder" blocks, each with three inputs (two operands and carry-in) and two outputs (value and carry-out).

Slide 7

Slide 8



Minute Essay Answer • Bitwise OR is an obvious example! Slide 10