



Slide 2

Slide 3

Slide 4

## Hardware Description Languages — Executive-Level Summary

- "Hardware description languages" can be used to represent the circuit designs discussed in Appendix C. Useful as description/specification and also as input to tools that can generate logic blocks.
- Two commonly-used ones are Verilog and VHDL; textbook uses Verilog. Simple but illustrative example in Figure 3.4.1. ("Half adder"? means one without a carry-in input.)
- Syntactically, Verilog looks more or less like C, but there's (at least) one significant difference: It needs to represent not only sequences of assignments (where each one completes before the next one starts) but also blocks of assignments that execute in parallel. (Think in terms of values flowing through the pictures we've been drawing fast but not infinitely so, so where possible we want to do things simultaneously rather than in sequence. Figures C.6.1 and C.6.2 illustrate the general idea.)
- Design of an ALU
  One of the things we need for a MIPS implementation is something that can do the arithmetic and logic operations in the MIPS instruction set.
  Inputs to operations are typically two 32-bit values. Some operations can be done by operating on all bits in exactly the same way and independently (e.g., and). Others can be done by operating on all bits in the same way but with dependencies among bits (e.g., add). So we will design a "1-bit ALU" and then figure out how to connect 32 of them to make the full 32-bit logic block.







32-Bit ALU from 1-Bit ALUs, Continued

- Figures C.5.10 and C.5.11 and accompanying text show how to extend the design to implement slt and also an overflow detector. Executive-level summary: Calculate a b and use high-order bit of result of that operation to set low-order bit of result.
- Result is something we can use to do pretty much all of the arithmetic and logic operations of the MIPS ISA. Exceptions are shifts (but those don't seem like they'd be too hard) and multiplication/division (which do, so skip for now).

## Slide 8



Slide 9

