

Implementing the MIPS Architecture
Goal of chapter 4 is to show how we could use the low-level building blocks described in Appendix C to implement a proof-of-concept subset of the architecture (instructions, registers, etc.) we've defined.
"Proof of concept"? yes, the subset we'll implement may not be enough to do anything useful or interesting, but it should be enough to illustrate how we could implement the rest of the architecture.



- Representative memory-access instructions (lw, sw).
- Representative arithmetic/logical instructions (add, sub, and, or, slt).
- Representative control-flow instructions (beg, j).





## Some Components We Want

- A register file.
- Some memory (which for simplicity we'll separate into instruction memory and data memory).

- Some way of representing where to find the "next" instruction a "special purpose" register typically called "program counter" (PC).
- One or more ALUs (why more than one?).
- "Control logic". (More soon.)
- Figures 4.1 and 4.2 sketch overall plan. How does Figure 4.2 relate to what we need to do ...











Minute Essay • None really — sign in, unless questions. Slide 12