Administrivia

• Reminder: Homework 6 due Friday. Talk Friday about review for the final (May 10)?

Slide 1

A Few Words About Caching and Memory

- As you may know (or not!) access to RAM is slow compared to processor speeds.
- So many/most hardware platforms define a hierarchy of forms of memory, from fast-but-expensive to slow-but-cheap: registers, "cache", RAM, "virtual memory" (on disk). Some managed by hardware, some by software (operating system). Idea is to use each level to hold frequently-used values from next level down.
- What makes this work is "locality" set of variables in frequent use at one
 point in time is likely to be also in frequent use at nearby points in time, and
 also set of variables is likely to be somewhat compact (as opposed to spread
 over the program's whole range of data).
- Making good use of cache turns out to sometimes have a big effect on performance! (Example.)

Slide 2



Parallel Programming — Software

 Key idea is to split up application's work among multiple "units of execution" (processes or threads) and coordinate their actions as needed. Non-trivial in general, but not too difficult for some special cases ("embarrassingly parallel") that turn out to cover a lot of ground.

Slide 4

• Two basic models, shared-memory and distributed-memory.



Parallel Programming — Distributed-Memory Model

- "Units of execution" are processes, each with its own memory space, communicating using message passing, potentially executing different code.
- Less convenient, and performance may suffer if too much communication relative to amount of computation, but race conditions much less likely.

Slide 6

• Typical programming environments include ways to start processes, pass messages among them.



Parallel Programming — Shared-Memory Hardware

- Figure 7.2 sketches basic idea multiple processing elements (call them processors, cores, whatever) connected to a single memory.
- Synchronization (locking) *can* (in theory?) be done with no hardware support, but much easier if ISA includes instruction(s) for locking. MIPS does (briefly described in chapter 2).
- Slide 8
- Access to RAM can be reasonably straightforward only one processor at a time — but if each processing element has its own cache, things may get tricky. Typically hardware provides some way to keep them all in synch.
- "Single memory" may actually be multiple memories, with each processing element having access to all memory, but faster access to one section ("NUMA" (Non-Uniform Memory Access). Making good use of this also can affect performance — and may be non-trivial to accomplish, especially if programming environment doesn't give you appropriate tools.







