





## More Arithmetic — Multiplication

- As with addition, first think through how we do this "by hand" in base 10. (Review terminology: In  $a \times b$ , call a the "multiplicand" and b the "multiplier".) Example?
- Slide 4
- We can do the same thing in base 2, but it's simpler, no? computing the partial results is easier. This gives the textbook's first algorithm, figure 3.5. (Work through example if time permits.)

Notice also that overflow could be a lot worse here — so normally we'll compute a result twice as big as the inputs.

(We can do better - later.)

• What about signs? Algorithm works, if we extend the sign bit when we shift right.

## Multiplication, Continued In MIPS architecture, 64-bit product / work area is kept two special-purpose registers (lo and hi). Two instructions needed to do a multiplication and get the result: mult rs1, rs2 mflo rdest Assembler provides a "pseudoinstruction": mul rdest, rs1, rs2 Notice, however, that a "smart" compiler might turn some multiplications into shifts. (Which ones?)

Slide 5

Slide 6

**Division** • As with other arithmetic, first think through how we do this "by hand" in base 10. (Review terminology: We divide "dividend" *a* by "divisor" *b* to produce quotient *q* and remainder *r*, where a = bq + r and  $0 \le |r| < b$ .) Example? We can do the same thing in base 2; this gives the algorithm in figure 3.10. (Work through example if time permits.) (Here too we can do better — later). • What about signs? Simplest solution is (they say!) to perform division on non-negative numbers and then fix up signs of the result if need be.

## Division, Continued

In MIPS architecture, 64-bit work area for quotient and remainder is kept in same two special-purpose registers used for multiplication (lo and hi).
 After division, quotient is in lo and remainder is in hi. Two (or more) instructions needed to do a division and get the result:

• Notice, however, that a "smart" compiler might turn some divisions into shifts.

Slide 7

Slide 8

div rs1, rs2

Assembler provides a "pseudoinstruction":

div rdest, rs1, rs2

mflo rq mfhi rr

(Which ones?)

Integer Multiplication and Division, Recap
Algorithms for both operations are based on how you do things "by hand", with some modifications to permit simpler hardware. It's not critical to understand the details, but probably useful to work through an example to believe that it works.
Required hardware is something that can add two 32-bit numbers, a 64-bit "work area", something to do right and left shifts of the 64-bit area, and some control logic.
MIPS architecture uses "special registers" 10 and h1 for the 64-bit work area. This is where the results end up. There are instructions to multiply, to divide, and to move from the special registers. ("Move from" explains the names of the instructions.)



## Representing Real Numbers, Continued In base 10, we can completely specify a number by giving its sign, a number in the range 0 ≤ x < 10 (the "significand" or "mantissa"), and the exponent for 10. Same idea applies in base 2.</li> So, most/all "floating-point formats" have a bit for the sign, some bits for the significand, and some bits for the exponent. Different choices are possible, even with the same total number of bits; (at least) one architecture (VAX) even supported more than one format with the same number of bits(!). With integers, number of bits limits the range of numbers that can be represented. With "floating-point" numbers, two limiting factors — number of bits for the significand (which limits what?), and number of bits for the exponent (which limits what?). (Does this suggest why the VAX designers offered two formats?) (To be continued ...)

Slide 10

