

### A Little About Circuit Design — Overview/Recap

 Our goal — to sketch design of implementation(s) of MIPS ISA in terms of simple "logic gates" (things that implement Boolean operators and, or, not).

 Start by looking at "combinational logic blocks" — blocks that map zero or more binary inputs to one or more binary outputs. Examples include single logic gates, "add" circuit from last time, etc. Define a combinational logic block by naming its inputs and outputs and how outputs depend on inputs. Can do this using truth table or Boolean expressions.

(Other major class of circuits is "sequential logic blocks", which are similar but have a notion of saved state.)



Slide 4

# Two-Level Logic Implementations So we can define, for any combinational logic block, something that maps *n* inputs to *m* outputs by connecting an "array" of AND gates (one for each combination of inputs) to an "array" of OR gates (one for each output). (Example in B.3.) Notice that representation in Figure B.3.5 could be changed to represent a different function by changing the positions of the dots — so generic term "programmable logic array" (PLA) makes sense? Another standardized way to represent combinational logic block is "ROM" (read-only memory) — for *n* inputs and *m* outputs we'd need 2<sup>n</sup> entries each consisting of *m* bits. For either of these the process of turning a truth table into implementation can be automated.

## "Managing Complexity"

- Worth noting that, as in programming, the discussion will make extensive use of layers of abstraction to build complex things from simple things.
- Just as in programming it's common to define library functions that implement frequently-used operation, we can define some not-so-basic blocks, such as decoders and multiplexors. (See discussion in B.3, especially Figure B.3.2.)

Slide 5

# "Don't Care" Inputs/Outputs

• For not-so-small numbers of inputs a full truth table can be big, so it's worthwhile to think about whether there's something simpler that gets the same effect.

- One way to do this exploit "don't care"s. Input "don't care" arises when both values for an input (in combination with other inputs) give same result. Output "don't care" arises when we aren't interested in output for some combination inputs (maybe it can never occur?). Textbook shows how to use this idea to produce a shorter truth table.
- Exploiting the shorter table, and in general minimizing the complexity of the combinational logic block, can be done manually ("Karnaugh maps") or automatically (various design tools).



Design of an ALU
One of the things we need for a MIPS implementation is something that can do the arithmetic and logic operations in the MIPS instruction set.
Inputs to operations are typically two 32-bit values. Some operations can be done by operating on all bits in exactly the same way and independently (e.g., and). Others can be done by operating on all bits in the same way but with dependencies among bits (e.g., add). So we will design a "1-bit ALU" and then figure out how to connect 32 of them to make the full 32-bit logic block.















### Memory Elements, Continued

- Can then extend this to something that only samples (data) input when clock input is 1 ("D latch", Figure B.8.2) and further to something whose output only changes when clock input is 0 ("D flip-flop", Figure B.8.4).
- "Layers of abstraction" idea mentioned earlier here's an example.











