## Administrivia

Grade summaries mailed. Overall averages were low, but not unusual for this course. Scores on midterm particularly disappointing, at least for some.
 "Will there be a curve?" not as such but I usually end up drawing boundaries between letter grades lower than the strict 90/80/etc. scheme would dictate.
 "Can L (or how much can L) improve my grade?" Yes: still plenty of points in

Slide 1

"Can I (or how much can I) improve my grade?" Yes; still plenty of points in play (three quizzes, another 100-point exam, more homework). Also usually I offer an opportunity to get extra credit at the end of the semester, plus possibly extra-point questions on individual assignments.

- Homework 5 on the Web. Due next Wednesday.
- Quiz 4 next Wednesday.

## Minute Essay From Last Lecture

- Many people got the answer I had in mind the "ripple effect" means that some operations take longer on 64 bits than on 32 — but some thought a 64-bit ALU would be faster. Something I'm not thinking of??
- Slide 2
- One student pointed out that if the ALU always does all the operations but only selects one for output, doesn't that mean all operations take the same amount of time? in some sense yes!



Slide 4

# S2-Bit ALU — Review Last time we looked at the textbook's design of a simplified 32-BIT ALU that can do most of the arithmetic and logic operations of the MIPS ISA. (Look more carefully at slt?) Can think of how this works as follows: Values (voltages?) at inputs flow through the circuits to produce outputs. Changes in input producce changes in output, after some nonzero delay that depends at least in part on how many gates there are between input and output (hence the "ripple effect"). Where do inputs come from? something that can store values.







## Register Files (Notice here that "file" here has essentially nothing in common with what we usually mean by "file" in CS.) So now we have something that can read/write/save one bit, and we know (in principle) how to control when its value is read and written. But what we want is a bunch of "registers" that can each read/write/save 32 bits. Usual approach — "register file", a logic block that holds a bunch of values and allows us to read and write them. Figures in section B.9 give more details (next slide) — and this should look like something that would be useful in implementing MIPS instructions with register operands, no?











## Subset to Implement

- Representative memory-access instructions (lw, sw).
- Representative arithmetic/logical instructions (add, sub, and, or, slt).
- Representative control-flow instructions (beq, j).

Overview
Very simplified view of what a processor does: Fetch next instruction. Figure out what it is and execute it. Lather, rinse, repeat.
Implicit in this description is a notion of "next instruction", which normally moves through the stored program in sequence but not always (e.g., for control-flow instructions).
What we have to work with: Two kinds of "logic blocks" described in Appendix B. (To be continued ...)

How did the exam compare to your expectations, with regard to length, difficulty, topics ...
If you didn't do well, why do you think you didn't? was it not understanding the material, not reviewing everything that was asked about, not being able to work quickly enough, something else?