

## Minute Essay From Last Lecture

 I didn't tally responses exactly, but at least a plurality said the workload seemed about right, with a few saying it seemed less than typical for a 3-credit course and more saying they thought they spent more than the expected/intended amount of time.















## Overview Revisited Notice that Figure 4.1 seems to have ways to do everything we need to do — paths for data to flow from one place to another, including into ALU(s) for computation. Notice also that for every instruction we're in some sense doing the same things (have each ALU compute something), but some results are essentially discarded. (Example — beq computes two "next instruction" addresses, but only saves one of them.) This is very typical of how things work at this level.



 Right now we're showing the whole instruction as input to all elements that need part of it; we'll refine this later.



## ALU Control Input

 ALU as designed in Appendix B uses 4 bits to represent which operation is to be done (2-bit input to multiplexor plus 2 "inverted input" signals). Seems like it would be simple enough for the main control unit to generate these directly, no?

Slide 13

• However, turns out to be even simpler to split functionality into two parts — generate a 2-bit "ALU operation" from just the opcode field, and then use that plus (for some instructions) the function field to tell the ALU what to do.

## Instruction Execution Details

- Section 4.4 gives some details of what happens for each kind of instruction in the subset (initially omitting jumps). What we need to add for jumps end of section.
- Slide 14
- We won't discuss more in class, but you should read carefully not to memorize, but to understand. May be useful to try to write down, for an example instruction, inputs to all the combinational logic blocks and state elements — as Homework 6 asks you to do. (Examples as time permits.)

