

Slide 1

Minute Essay From Last Lecture (Review first two questions and answers. I think many people were not quite clear on what was being asked?) About Homework 5, two people said they liked it better than any of the others (hm!), and while some found it difficult, some found it the easiest.

Slide 2



- Idea is to break up processing of each instruction into several phases/stages, and overlap processing. Textbook compares to laundry room; another widely-used analogy is an assembly line.
- Slide 3
- For MIPS architecture (subset), five stages makes sense. To make this all work, logically separate datapath into five pieces and add "registers" (place to save data) between stages as needed, as shown in Figure 4.35. Next few figures show execution of different kinds of instructions and may help this make sense. Also note that we now spot a flaw in the design — Figure 4.41 shows how to correct.
- Textbook comments that MIPS ISA was designed for pipelining, and some aspects of the design reflect that (e.g., fixed-size instructions, fields common to all or at least many instruction formats).



- Need to be explicit about exactly what's needed for those "registers" between stages, but should sort of be common sense(?).
- Need to generate control signals, as in single-cycle implementation and here, need to also add (some of) them to those interstage registers.
 Figure 4.51 shows result.
- Need to deal with data and control hazards. (Structural hazards don't exist for MIPS ISA — well, assuming we have separate instruction/data memories, as in the single-cycle implementation.)

Textbook shows many details, interesting but a bit much for this course. But good to get key ideas ...


Slide 4




- Some kinds of data hazards can be addressed by providing additional paths for data to flow ("forwarding"). For others we have to stall the pipeline. (Figures 4.53, 4.58.)
- Slide 5
- "Stall the pipeline"? can get that effect by not changing registers or memory, and not changing the program counter (so in effect the instruction being fetched is fetched again), and/or by inserting a nop instruction on the fly.


Control Hazards — Executive-Level Summary

- Several ways to deal with control hazards.
- One would be to stall the pipeline (though apparently that isn't done).
- Another way is to implement "delayed branches" always execute the instruction after the branch. (Look at figures and confirm that this will work.) Apparently this is what MIPS ISA does? (So SPIM isn't quite an accurate implementation of the ISA.) Seems like an annoyance if writing assembly-language programs, but few people do, and compilers can cope.
- Still other ways (used in other architectures?) involve "flushing" in-progress instructions (before they change anything!), possibly combined with various schemes for predicting branch outcome. Details no doubt interesting, but not trivial!
- Slide 6



Some exceptions are errors from which we can't reasonably recover (e.g., program has tried to execute something not an instruction, or has tried to do something beyond its current level of privilege). What should happen then? probably terminate the offending program. Slide 8 Other exceptions are errors from which recovery is possible, or things that have nothing to do with the currently-running application. What should happen then? operating system should do something and then return to interrupted application. Exception/interrupt mechanism turns out to also be useful as a way for applications to request operating-system services.





Minute Essay

• Many processors have a notion of two modes of operation, a privileged one for when they're doing operating-system stuff and an unprivileged one for regular applications. Attempts to do privileged things while in unprivileged mode generate exceptions. What if anything can you say about how this might help in making the whole system (hardware plus software) robust and secure? (Speculate!)

Slide 11

Minute Essay Answer

 If regular applications execute in unprivileged mode, the hardware can enforce some restrictions on what they can do (e.g., only request I/O by going through the operating system). How do you get from unprivileged mode to privileged mode then? As part of exception processing — hardware transfers control to fixed location(s) and switches to privileged mode.

Slide 12