





Circuit Design — Review
"Combinational logic" blocks implement Boolean functions/operations — map input(s) to output(s) without a notion of persistent state. (Think of these as "pure" functions that don't change any variables but can have multiple outputs.)
"Sequential logic" blocks also implement Boolean functions/operations but include a notion of persistent state. (Think of these as methods in object-oriented programming, which map input(s) to output(s) but also have access to member variables that can be read/written.)



Fwo-Level Logic
Constructing logic blocks that implement arbitrary Boolean algebra expressions could take some thought.
However, any Boolean-algebra expression can be represented in one of two forms — sum of products or product of sums. (Why? Think about truth-table representation.)



- So we can define, for any combinational logic block, something that maps n inputs to m outputs by connecting an "array" of AND gates (one for each combination of inputs) to an "array" of OR gates (one for each output). (Example in Figure B.3.5.)
- Slide 7
- Notice that representation in Figure B.3.5 could be changed to represent a different function by changing the positions of the dots so generic term "programmable logic array" (PLA) makes sense?
- Another standardized way to represent combinational logic block is "ROM" (read-only memory) for *n* inputs and *m* outputs we'd need 2^{*n*} entries each consisting of *m* bits.
- For either of these the process of turning a truth table into implementation can be automated(!).



"Don't Care" Inputs/Outputs

- For not-so-small numbers of inputs a full truth table can be big, so it's worthwhile to think about whether there's something simpler that gets the same effect.
- One way to do this exploit "don't care"s. Input "don't care" arises when both values for an input (in combination with other inputs) give same result. Output "don't care" arises when we aren't interested in output for some combination of inputs (maybe it can never occur?). Textbook shows how to use this idea to produce a shorter truth table.
- Exploiting the shorter table, and in general minimizing the complexity of the combinational logic block, can be done manually ("Karnaugh maps") or automatically (various design tools).

Arrays of Logic Elements

- Descriptions so far (except for decoder) have been in terms of single-bit inputs. But often we want to work on larger collections (e.g., the 32 bits of a register).
- To do this, we (usually?) can build an "array" of identical logic blocks.
- If inputs/outputs are not in some way connected, can just indicate that input/output values are more than one bit ("bus"). Examples — bitwise AND of 32-bit values, Figure B.3.6.
- If inputs/outputs are connected, idea still works but picture must indicate connections. Example — addition of 32-bit values using 32 single-bit "adder" blocks, each with three inputs (two operands and carry-in) and two outputs (value and carry-out).



\int	1-Bit ALU
 Figures B. performs a values for 	5.1 through B.5.6 show how we can build up something that and, or, and add on 1-bit values (plus carry-in and carry-out add).
Result (B.	5.6) is a logic block with inputs
– two 1-b	it operands
– 2-bit "w	hich operation?"
– 1-bit ca	rry-in
and output	s
– 1-bit re	sult
– 1-bit ca	rry-out







• Figures B.5.10 and B.5.11 and accompanying text show how to extend the design to implement slt and also an overflow detector. Executive-level summary: Calculate a - b and use high-order bit of result of that operation to set low-order bit of result.

Slide 15

Result is something we can use to do pretty much all of the arithmetic and logic operations of the MIPS ISA. Exceptions are shifts (but those don't seem like they'd be too hard) and multiplication/division (which do, so skip for now). Notice also that getting valid output values may take a while for some operations, such as addition — values "flow" through the circuit. Designers of real hardware use clever tricks to speed up addition, such as the one(s) described in B.6. Read if interested!





The 64-bit ALU will be slower for some operations (such as add), since "values" have "flow" through 64 1-bit ALUs rather than 32.
(However, as one student pointed out, if the ALU is doing all the operations

anyway even though only one is being used, in some sense they do all take the same amount of time.)