







## A Very Little Bit About Clocking, Continued

• Figure B.7.2 shows the overall scheme, though it could be clearer: The idea is that we want, between state element 1 (input) and the CL block some kind of barrier/switch that can either let bits flow or not, and the same thing between the CL block and state element 2, with only one of those barriers letting bits flow at a time.

Slide 5

- Why do this? as a way to avoid race conditions.
- One implication, though, is that the clock cycle has to be long enough for the slowest combinational logic block!

## Memory Elements, Continued

• Figure B.8.2 shows such a barrier ("latch") — circuit that stores one bit and only samples data input when clock input is 1. Details interesting but not really crucial for this course!



Register Files, Continued
Inputs:

Two (multi-bit) register numbers saying which registers we want to "read" (use as input to some operation).
One (multi-bit) register number saying which register we (might) want to "write" (change the value of).
One (32-bit) value to (maybe) save in a register.
A "yes do a write" bit.

Outputs:

Two (32-bit) values representing the contents of the two registers selected by the "read register" numbers used as input.







Finite State Machines
Typically represent sequential logic blocks as "finite state machines", consisting of

Input(s).
Output(s).
Current state (one of a set of possible states).
(For those of you who've taken the theory course, these are the finite automata probably covered there.)

Define FSM by Boolean expressions that map

Current state and input(s) to next state.
Current state and (optionally) input(s) to output(s).



## Implementing the MIPS Architecture

- Goal of Chapter 4 is to show how we could use the low-level building blocks described in Appendix B to implement a proof-of-concept subset of the architecture (instructions, registers, etc.) we've defined.
- Slide 14
- "Proof of concept"? yes, the subset we'll implement may not be enough to do anything useful or interesting, but it should be enough to illustrate how we could implement the rest of the architecture. To be continued ...

