





## Some Components We Want

- A register file.
- Some memory (which for simplicity we'll separate into instruction memory and data memory).

- Some way of representing where to find the "next" instruction a "special purpose" register typically called "program counter" (PC).
- One or more ALUs (why more than one? should become obvious soon).
- "Control logic". (More soon.)
- Figures 4.1 and 4.2 sketch overall plan. How does Figure 4.1 relate to what we need to do ...



# Memory-Access Instructions Instruction includes two registers (one for base address, one for where to load into / store from) and a 16-bit displacement. Needed computation: Add displacement to register containing address. Use result to access memory, loading/storing to/from register containing data. How does this map to Figure 4.1? (Also see Figure 4.19.)





### **Overview Revisited**

- Figure 4.1 seems to have ways to do everything we need to do paths for data to flow from one place to another, including into ALU(s) for computation.
- For every instruction we're in some sense doing the same things (have each ALU compute something), but some results are essentially discarded.
   (Example beq computes two "next instruction" addresses, but only stores one back into the PC.) This is very typical of how things work at this level.

Slide 9

Slide 10

# The "Datapath" — What's Missing Inputs to some blocks (e.g. PC) can come from more than one source. *That* can't work. So we need multiplexors to control which is used. Inputs to ALU / adder are 32 bits, but for some instructions we want to get one of them from 16 bits in instruction. So we need something to extend that to 32 bits by extending sign. Both control-flow instructions include something that needs to be shifted two bits before being used to compute a target address, so we need to support that. Add these to "datapath" part of Figure 4.1 to get Figure 4.15. Leaves out "control" part, substituting not-connected-yet control inputs (blue in figures.) Right now we're showing the whole instruction as input to all elements that need part of it; we'll refine this later.





# ALU Control Input

- ALU as designed in Appendix B uses 4 bits to represent which operation is to be done 2-bit input to multiplexor plus two "inverted input" signals (see Figure B.5.10 and table on p. 259 e.g., 0010 to add, 0110 to subtract). Seems like it would be simple enough for the main control unit to generate these directly, no?
- However, turns out to be even simpler to split functionality into two parts generate a 2-bit "ALU operation" from just the opcode field, and then use that plus (for some instructions) the function field to tell the ALU what to do.

Slide 13

## Instruction Execution Details — Tracing What Happens

- Tracing through what happens as various instructions are executed is tedious but (I think!) instructive:
- Work from Figure 4.17 (revised/improved version of 4.15) and the tables in Figure 4.18 and Figure 4.13.

- Start art by writing down what you know: Output of PC (its current value), fields of instruction.
- Use figure and tables to fill in other things, tracing through how bits flow.
- What you come up should be consistent with what the instruction is supposed to do.





