

Administrivia • Quiz 1 graded and sample solution posted (bottom of "lecture topics" etc. page). • Quiz 2 next Wednesday. Topics from chapter 2, up through addressing modes. • (I am working on grading Homework 1. Soon?)







MIPS architecture defines lw and sw for loading/storing data in 32-bit chunks; also defines lb ("load byte") and sb ("store byte") for loading/storing data in 8-bit chunks, plus instructions to load/store data in 16-bit chunks.
 All must align on appropriate boundaries.





Addressing Modes, Continued Register addressing: Value is in one of the general-purpose registers. Assembler defines symbolic names for them (e.g., \$t0). Immediate addressing: Value is in instruction itself (as in, e.g., addi). Base-displacement addressing: Value is in memory, with address calculated by adding a displacement to what's in a register. Example is memory-address operand of lw, sw. PC-relative addressing (more shortly). Pseudo-direct addressing (more shortly).



PC-Relative Addressing, Continued 16-bit offset obviously does limit how far we can "jump". But it's probably fine for most uses (conditional execution, loops). If it's not, we could rework the code so we can either use j or jr.







Pseudo-Direct Addressing

 Address is formed by combining address in instruction (26 bits) and upper bits of program counter.

(Actually, address is address in instruction times 4, or'd with upper bits of program counter.)

- Example is unconditional branch (j).
- Does this limit what we can do with j? If so, will that be a problem? Can we work around it?















