

Homework 7 Help — Tracing Operation of the Processor Circuit

• In this homework, you'll trace through what the circuit in Figure 4.17 is actually doing. Examples in video lecture(s) for April 3. Idea is for you to trace through what the circuit actually does rather than what you think it should do. But the two should match!

Slide 2

• (To be continued ...)

1

Memory Hierarchy — Overview

• Significant overlap between Chapter 5 and material covered in operating-systems course (as I teach it anyway). In previous years pretty much all students went on to that course. Now not all do. Either way, not a bad idea to discuss briefly now.

Slide 3

• A key idea (borrowed from one writer of O/S textbooks): In a perfect world, we could have as much memory as we wanted, and it would be very fast and very cheap. In the real world, there are tradeoffs (e.g., fast versus cheap, fast versus large).



- Basic underlying idea: Most applications exhibit locality with regard to memory.
- "Temporal locality": Memory locations referenced in the near past likely to be referenced again in the near future. (At any given time, a program isn't going to be working with *all* of its data.)
- "Spatial locality": Memory locations close together in space likely to be referenced close together in time. (Examples include processing arrays sequentially; accessing local variables, which are apt to be located together in memory).
- Slide 4

Slide 5



Caches (Between Processor and RAM) — Executive-Level Summary
Idea here is to interpose a "cache" (small but fast) between the processor and the memory, and use it to hold frequently-referenced data, and have this managed mostly by the hardware.
Read "from memory" tries cache first, and then if not found there goes to RAM and updates cache.
Write "to memory" is maybe more interesting: Writes to cache, but then must at some point write to RAM also — maybe right away (easier to get right but can be slow) or later.

Slide 6



Slide 7

Cache Coherence — Executive-Level Summary

- Clearly(?) possible for cached data to be out of synch with data in memory. Probably of most concern if multiple processing elements, each with its own cache, share memory.
- Various schemes exist for ensuring that programs don't have to be aware of this complication. Details in the textbook.

Slide 8

4



Slide 9

Caches and Applications Programming, Continued

• For single-threaded programs, key idea is to maximize locality (temporal and spatial). Rearranging order in which data is accessed can have a big effect. (Matrix-multiplication example.)

Slide 10

 For multi-threaded programs, also need to consider whether multiple threads need to share access to the same data (problem for correctness too!) or even nearby data ("false sharing" — no effect on correctness but can be slow).

