



### 1







### Memory Hierarchy — Recap/Review/Revisited

- So where does "hierarchy" come in? Well ...
- Programs' use of memory mainly exhibits "locality" (in both time and space).
- So, common to design systems in terms of hierarchy, with each level larger but slower than one above it. Idea is then to store (a copy of) most-frequently-used data in upper levels, hierarchy, where it's fast to get at, and access lower levels less frequently.
- Idea is that data moves up and down in this hierarchy as needed, all in a way that's invisible to application programs, *except* for effects on performance.





### Caching — A Bit More Detail, Continued

 But wait: If cache is smaller than what it's caching, how can this work? Each cache element could potentially contain one of many pieces of data? So include in cache element a "tag" that says which one it contains, plus a "valid" bit.

- For writes, things a bit more complicated: Similar idea applies, but must decide whether to write to lower levels immediately or wait. Writing immediately easier but slower, probably enough so that it's worth the trouble to do something more complicated. More details in textbook.
- Overall, textbook (section 5.8) presents four questions that pretty much sum it up; adding one more ...



# Caching — Mapping Addresses to Cache Elements

- "Direct map" cache is simple: Each memory address maps to exactly one cache element.
- "Fully associative" cache is opposite extreme: Any memory address can map to any cache element.
- Slide 10
- "Set associative" cache is in between: Each memory element maps to a set of entries. Reasonable compromise between extremes?





6



Caching — How to Manage Writes • One complication: If cache elements are more than one word, need to read old element, then change word being written. • And then: Write back immediately ("write-through"), or wait (write buffer or "write-back")? Former is easier but could be quite slow; latter is more complicated but probably needed for acceptable performance.

7

Slide 14

("page replacement algorithms").



# Virtual Machines — Semi-Executive-Level Summary

 What the real hardware runs: "Virtual Machine Monitor", a.k.a. "hypervisor" (term analogous to "supervisor", a term for O/S). Interrupts and exceptions transfer control to this hypervisor, which then decides which guest O/S they're meant for and does the right thing.

- All works better with hardware support for dual-mode operation: Guest O/S's run in regular mode; when they execute privileged instructions (as they more or less have to), hypervisor gets control and then can simulate ...
- Other than than, programs run as they do without this extra layer of abstraction they're just executing instructions, after all?



- Some architectures make this easier than others they're "virtualizable".
- Interestingly enough(?), IBM's rather old 370 had this, but for many newer architectures needed support has had to be added on, not always neatly. "Hm!"?

• (Textbook has a few more details, in section 5.8.)

Support for "things happening at the same time" goes back to early mainframe days, in the sense of having more than one program loaded into memory and available to be worked on. If only one processor, "at the same time" actually means "interleaved in some way that's a good fake". (Why? To "hide latency".)
Slide 18
Support for actual parallelism goes back almost as far, though mostly of interest to those needing maximum performance for large problems. Somewhat controversial, and for many years "wait for Moore's law to provide a faster processor" worked well enough. Now, however ...



## Parallel Computing — Hardware Platforms (Overview)

- · Clusters: Multiple processor/memory systems connected by some sort of interconnection (could be ordinary network or fast special-purpose hardware). Examples go back many years.
- Multiprocessor systems: Single system with multiple processors sharing access to a single memory. Examples also go back many years.
- Multicore processors: Single "processor" with multiple independent PEs sharing access to a single memory. Relatively new, but conceptually quite similar to multiprocessors.
- "SIMD" platforms: Hardware that executes a single stream of instructions but operates on multiple pieces of data at the same time. Popular early on (vector processors, early Connection Machines) and now being revived (GPUs used for general-purpose computing).

Slide 19



Shared-Memory Model (MIMD)
"Units of execution" are (typically) threads, all with access to common memory space, potentially executing different code.
Convenient in a lot of ways, but sharing variables makes "race conditions" possible. (Now that you know more about how hardware works you may understand the issues better! A single line of HLL code may translate to multiple instructions ...)
Typical programming environments include ways to start threads, split up work, synchronize. OpenMP extensions (C/C++/Fortran) somewhat low-level standard.



# SIMD Model "Units of execution" term may not make sense. Parallelism comes from all processing elements executing the same program in lockstep, but with different processing elements operating on different data elements. Excellent fit for some problems ("data-parallel"), not for others. Very convenient when it fits, pretty inconvenient when not. Typical programming environments feature ways to express data parallelism. OpenCL (C/C++) may emerge as somewhat low-level standard, especially suited for GPGPU. Parallel collections (as in Scala) probably fit here. Performance may not be great at this point but may well improve.

### **Distributed Programming**

 All approaches mentioned so far rely to some extent on multiple UEs executing more or less synchronously. Works well for classic high-performance computing, where problems involve relatively frequent need for multiple threads of execution to exchange information. (Think simulation of large-scale physical system.)

- However, with some problems there's less need for thread of execution to communicate (think anything involving exploring multiple more or less independent possibilities).
- Various frameworks exist for this. Sadly, not something I know enough about.
- "Actors" model as used in Scala seems to fit best here.



