

- Headline news is getting scary these days. Almost makes me wonder whether to just ignore it? though that doesn't seem like a great idea either.
 We in CS understand what "exponential growth" is, so we worry more?
- Agreed? Let's try a Zoom "show of hands ...

More Administrivia Quiz 4 deferred. I'm realizing that we only have four weeks left and some important material. So I'll try to resist temptation to spend too much time on non-essentials such as the fairly complete discussion of how to do multiplication and division with plausible hardware, and more details about floating-point. Summary of all that today, then move on. One thing that wil help us is a move from truly in-class exams to — whatever. I'm not quite sure about Exam 2, but I think it doesn't make sense to make it happen before the end of classes as planned. Possibly sort-of-in-class during scheduled exam period(s).







Multiplication, Continued

• Approach works and is implementable, but is slow.

Can do better by computing partial products in parallel and then combining them in a way that also takes advantage of obvious(?) opportunity for parallelism. Impractical when chips were less complex; became feasible when hardware designers had more transistors to work with!

(A few more details in textbook, if you're curious. Reasonable summary in Figure 3.7.)



Division — Big Picture(?) • Keep a sort of running total that reflects part of dividend we haven't divided yet ("running remainder"?). Also keep a shifted copy of divisor, initially shifted to match high-order bits, and a work area to build the quotient in. • Repeatedly try subtracting shifted divisor from running remainder. If it "goes into", record a bit in the quotient and keep the result of the subtraction. If it Slide 8 doesn't, undo the subtraction. Either way, then shift the divisor to the right and the quotient left and repeat (fixed number of times). • (Working through example omitted for reasons of time.)







Floating Point (Review), Continued

- Most architectures these days use one or more of the floating-point formats defined by the IEEE 754 standard. Wikipedia article seems good. Many "who knew?" details!) Two things worth noting:
- Since first bit is (almost!) always 1, can omit it and get one extra bit. (Exception? special representation for that case.)
- Exponent is stored in "biased" form. Why? because then all exponents are non-negative, and comparisons are faster. (This speeds up sorting perhaps why it's done this way?)
- (Working through an example attractive but for reasons of time we won't.)

Slide 11



Floating Point in MIPS Architecture

- Architecture supports IEEE 754 "single" (32 bits) and "double" (64 bits).
- Architecture defines 32 floating-point registers (\$f0 through \$f31), used singly for single-precision, in pairs for double-precision.

Slide 14

$\overline{7}$







Some instruction names include c1. Short for "coprocessor 1". What's that? well, as textbook mentions, once upon a time chips for PC-class machines didn't have enough transistors to implement floating-point arithmetic, so if it was included in the hardware at all, it was as a separate chip ("coprocessor"). This may also explain why there are distinct floating-point registers. Now a thing of the past, but the name stuck.

Slide 17

• "If at all"? was it not possible on machines without floating-point hardware to do floating-point arithmetic? Well ... (Minute-essay question.)









	Minute Essay Answer	
Slide 22	<pre>• I hope so! • If the compiler is smart enough, it could for example compile n *= 5; as, e.g., sll \$t0, \$s0, 2 # n*4 add \$s0, \$t0, \$s0 # +n</pre>	

11