

More Administrivia

- I'm thinking do the remaining quizzes (we have three to go!) as follows:
 I'll put the quiz in our shared folder on Google Drive, before class time Monday. You pick a time when you can spend 15 minutes taking the quiz, between then and 11:59pm, take the quiz (usual "open book / notes" rules), and send me your answers as you did for Exam 1. Please don't spend more than 15 minutes on it. I'l plan to end class a bit early Monday so if you want to do the quiz at a time when I can answer any questions, you can do it then. Okay? (I'll make that a minute essay question.)
- (If this works I may try the same thing for Exam 2. Scheduling still TBA; I'm going to let it depend in part on experience with at least one quiz.)



Designing a Processor, Continued Key components of the design (Figures 4.1 and 4.2): Something to implement memory. Something to implement instructions: "ALU" (arithmetic/logic unit). Something to implement registers: "register file". Something to implement fetch/decode/execute cycle: "control logic". The first three together make up the "data path". Analogy: It's a puppet, with "control" pulling its strings.

Slide 4

Circuit Design — Recap/Review

 Design (for us anyway) is in terms of AND and OR gates, inverters. Can represent all circuits with explicit diagrams. Note that some blocks (those with no persistent state) can be represented with Boolean expressions and/or truth tables.

Slide 5

- Combinational logic blocks (ALU and adders): Map inputs to outputs with no notion of persistent state. We looked at the textbook's design of a simplified ALU. But where do those inputs come from, and what happens to the outputs? Well ...
- Sequential logic blocks: Include a notion of persistent state, and can be built around "memory elements". Look at those next ...





A Very Little Bit About Clocking, Continued

 Overall scheme as in Figure B.7.2. (Could be clearer.) Idea is that we want, between state element 1 (input) and the CL block, some kind of barrier/switch that can either let bits flow or not, and the same thing between the CL block and state element 2, with only one of those barriers letting bits flow at a time.

- Why do this? as a way to avoid race conditions.
- One implication, though, is that the clock cycle has to be long enough for the slowest combinational logic block!



Slide 10

Register Files (Note here that "file" here has essentially nothing in common with what we usually mean by "file" in CS!) So now we have something that can read/write/save one bit, and we know (in principle) how to control when its value is read and written. But what we want is a bunch of "registers" that can each read/write/save 32 bits. Usual approach: "Register file", logic block that holds many values and allows us to read and write them. Figures B.8.7 and following give more details (next slides), and this should look like something that would be useful in implementing MIPS instructions with register operands, no?





 $\mathbf{6}$







Subset to Implement

- Representative memory-access instructions (lw, sw).
- Representative arithmetic/logical instructions (add, sub, and, or, slt).
- Representative control-flow instructions (beq, j).

Slide 16

Overview

• Very simplified view of what a processor does: Fetch next instruction. Figure out what it is and execute it. Lather, rinse, repeat.

Implicit in this description is a notion of "next instruction", which normally moves through the stored program in sequence but not always (e.g., for control-flow instructions).

• What we have to work with: Two kinds of "logic blocks" described in Appendix B. (To be continued ...)

Slide 17



Minute Essay Answer

• The 64-bit ALU will be slower for some operations (such as add), since "values" have "flow" through 64 1-bit ALUs rather than 32. (However, as one student pointed out, if the ALU is doing all the operations

anyway even though only one is being used, in some sense they do all take the same amount of time.)