









Pipelining Complications — "Structural Hazards"
Idea is that two things we want to do at the same time conflict: E.g., read instruction from memory and read data from memory.
Only solution is to avoid. For MIPS, we could just stick to separate instruction and data memories.
(Note that avoiding this problem is why there are three separate things that can add.)

Slide 6

3



Pipelining Complications — "Data Hazards"

• Idea is that we need data computed by one instruction before it would normally be available: E.g., two successive R-type instructions, or a load followed by an R-type instruction.

Several possible solutions:

- Stall: Just wait until data is available. (Probably not a good solution.)
- Add hardware for "forwarding": Special hardware to route results to next instruction in addition to regular destination. May or may not be possible.
- Use delayed loads: Don't allow instruction after "load" to use the result. (This is what original MIPS did.)



- Figures 4.36 through 4.40 show some details of how this implementation works for different groups of instructions. Textbook's notation is that state elements whose right side is highlighted (blue) are being read, and those whose left side is highlighted are being written.
- Slide 9
- Note that we now spot a flaw in the design: At the point where we need "which register to write to?", it's no longer correct. Figure 4.41 shows how to correct.

Pipelined Implementation — What's Left

- Need to be explicit about exactly what's needed for those "registers" between stages, but should sort of be common sense(?).
- Need to generate control signals, as in single-cycle implementation. Note that some of them must be saved in those interstage registers. Figure 4.51 shows result.
- Need to deal with data and control hazards. (Structural hazards don't exist for MIPS ISA, assuming we have separate instruction/data memories, as in the single-cycle implementation.)

Textbook shows many details, interesting but a bit much for this course. But good to get key ideas ...



Control Hazards - Overview • Several ways to deal with control hazards: • Could just stall pipeline. (Apparently not done.) • Or could implement "delayed branches" - always execute instruction after the branch. (Look at figures and confirm that this will work.) Apparently what MIPS does? (So SPIM not quite accurate implementation of ISA.) Annoying if writing assembly-language programs, but few people do, and compilers can cope? • Still other ways (used in other architectures?) involve "flushing" in-progress instructions (before they change anything!), possibly combined with various schemes for predicting branch outcome. Details no doubt interesting, but not trivial!

Exceptions
As in higher-level programming languages, situations at this level where you want to bail out of the normal flow of control because something has gone wrong (e.g., arithmetic overflow).
Further, situations in which you want to alter normal flow of control to deal with something happening outside processor (e.g., I/O device has finished something you previously asked it to do). (You could check it periodically, yes, but usually that's inefficient.)
Some architectures distinguish between "exceptions" (first case) and "interrupts" (second case), but all kind of the same thing, so MIPS doesn't; all "exceptions".

• What should happen on exception? Several possibilities ...

Exceptions, Continued

Some exceptions errors from which we can't reasonably recover (e.g., program tried to execute something not an instruction).
 What should happen then? probably terminate the offending program.

- Other exceptions errors from which recovery is possible, or things that have nothing to do with currently-running application (e.g., signal from I/O device).
 What should happen then? operating system should do something and then return to interrupted application.
- Exception/interrupt mechanism turns out to also be useful as a way for applications to request operating-system services.







Minute Essay • Had you heard of pipelining? (You may have if you're interested in hardware?) if so, in what context, and how does the discussion in this class fit with what you know?

9