





# More Administrivia

- I'm still not entirely sure what to do about late penalties, given the situation. My idea is to apply them to work that was due before spring break, but greatly reduce or even eliminate them for work due after that. So:
- If you turn in work late, and you feel that your situation is such that you couldn't reasonably turn it in on time, please explain when you turn it in, and I will take that into consideation.
- If you can't meet the final deadline of May 12 but think you could turn in work that week, please let me know. I don't want to just extend that deadline for everyone since I do have a deadline for turning in grades, but I can make a few exceptions.
- Questions?



### Digression — Drawing Figures Programmatically

As I was preparing a sample solution for Homework 6 in a previous year, I got
interested in whether there wasn't some nice tool to do this programmatically

 rather than me drawing a bunch of gates with a drawing program and
connecting them, well, it just seemed like something a computer could help a
lot with, and similarly with the state machines.

Slide 5

• Being a LATEX fanatic, I looked for LATEX-based approaches, and found ...

## Digression — Drawing Figures Programmatically

• ... something called TikZ (short for German for "TikZ is not a drawing program"). There's quite a learning curve, but the results can be really nice. Examples on "sample programs" page.

(I got carried away and spent part of that summer drawing some of the figures in Chapter 4 with it! And I *think* it really is easier for me now to produce nice-looking diagrams like the ones in Appendix B.)

• Take-home message, maybe: LATEX is really good in general at converting "logical markup" into something more graphical. That this can apply to turning a logical(?) representation of a figure into something graphical — maybe surprising, maybe not? Other tools could work the same way (and maybe some do)?

Slide 6







Shared-Memory Hardware — Memory
Access to RAM can be reasonably straightforward — only one processor at a time. Caches complicate things (next slide).
"Single memory" may actually be multiple memories, with each processing element having access to all memory, but faster access to one section ("NUMA" (Non-Uniform Memory Access)). Making good use of this can affect performance — and may be non-trivial to accomplish, especially if programming environment doesn't give you appropriate tools. (As best I can tell, most don't, sadly.)

Slide 10



 As noted, even if access to RAM is one-processor-at-a-time, if each processing element has its own cache, things may get tricky. Typically hardware provides some way to keep them all in synch (the "cache coherency" problem discussed in Chapter 5).

Slide 11

 Further, application programs may have to deal with "false sharing" multiple threads access distinct data in the same "cache line". Cache coherency guarantees correctness of result, but performance may well be affected. (Example — multithreaded program where each thread computes a partial sum. Having the partial sums as "thread-local" variables can be much faster than having a shared array of partial sums.)



- Figure 6.13 sketches basic idea: Multiple systems (processor(s) plus memory) communicating over a network.
- No special hardware required, though really high-end systems may provide a fast special-purpose network.

Slide 12



Other Hardware Support for Parallelism

 Instruction-level parallelism (discussed in not-assigned section(s) of Chapter 4) allows executing instructions from a single instruction stream at the same time, if it's safe to do so. Requires hardware and compiler to cooperate, and (sometimes?) involves duplicating parts of hardware (functional units).

Slide 14

• Hardware multithreading (discussed in Chapter 6) includes several strategies for speeding up execution of multiple threads by duplicating parts of processing element (as opposed to duplicating full PE, as happens with "cores").







- Gate-level logic design.
- Design of a processor ALU, datapath, control; a little about pipelining.
- A little about caches, and a very little about virtual machines and support for parallelism.

• Other schools spread this material over two or even three courses (though

they presumably cover more in all). So, we have done a lot?

Slide 17

Course Recap, Continued
Some topics — representation of data, computer arithmetic, maybe finite state machines — are review, or small extension of what you know.
Others, though — assembler language, gate-level logic, designing a processor in terms of AND/OR/NOT and how it works — are not familiar to most, and involve a new perspective, or mindset, or "mental model". My observation — some students take to it, others struggle.
I do hope, however, that all of you have come away with more understanding of how things work "under the hood" than you had!

Slide 18

