







$\mathbf{2}$









4

PC-Relative Addressing — Example, Continued

- Look up opcode 0×5 .
- Look up register numbers 8, 9.
- Compute needed offset by ... Strictly speaking, should be offset from relative location of instruction *after* the bne to "branch target" (There), *divided by 4*. (Why divided by 4? always a multiple of 4! so last two digits always 0...) But just counting instructions gives the same effect (and here's it 3).
- Rearranging bits and converting to hexadecimal, we get 0x15090003. Does this agree with what SPIM shows? Not quite ...

PC-Relative Addressing — Example, Continued

- In real implementations, PC has already been incremented when branch executes. This means that the instruction right after the branch is executed whether the branch succeeds or not — "branch delay slot". (May depend on version of MIPS.)
- Slide 10
- Ignoring this behavior keeps examples manageable, so that's what SPIM does — and it calculates offsets from current instruction. If I ask you to translate a branch into machine code I want you to do the right thing rather than what SPIM does.



Pseudo-Direct Addressing, Continued

- 26-bit address does limit what we can do, but probably fine for most uses (conditional execution and loops, procedure calls).
- If not enough, can rework code to use jr. (And in fact assemblers may do this.)

Slide 12

6







Parallel Execution and Synchronization, Continued · Most texts on operating systems discuss synchronization issues and present

several solutions ("synchronization mechanisms"), some rather high-level and others not.

(Why is this in O/S textbooks? because O/Ss typically have to manage "processes" executing concurrently, either truly at the same time or interleaved.)

• The most primitive can (with some simplifying assumptions) be implemented with no hardware support. But hardware support is very useful.



- Instructions for Synchronization
 Key goal in designing hardware support for synchronization is to provide "atomic" (indivisible) load-and-store. This allows writing a low-level implementation of "lock" idea.
 Many architectures do this with a single instruction (e.g., "test and set" or "compare and swap"). Requires two accesses to memory so may be difficult to implement efficiently.
 MIPS approach: Same idea, but using a pair of instructions, 11 ("load linked") and sc ("store conditional").
- Slide 18







```
Minute Essay

• How much of the discussion of parallelism was review for you?:

• Questions?

Slide 22
```