







Slide 4







Slide 8

Implementing Arithmetic — Preview In next chapter, start talking about hardware design (though still at a somewhat abstract level). For now, may be useful to know that the low-level building blocks are entities that can evaluate Boolean expressions(!). So for example, can implement addition by first making a "one-bit adder" that maps three inputs (two operands and carry-in) to two outputs (result and carry-out), and then chaining together 32 of them. (Figures B.5.2, B.5.7 — next lecture.) Multiplication and division, however, may need to be more complex, involving multiple steps and control-flow logic. (Historical(?) aside: Early implementations may have just done the simple dumb thing — repeated additions or subtractions. (!))







Approach works and is implementable, but is slow. Can do better by computing partial products in parallel and then combining them in a way that also takes advantage of obvious(?) opportunity for parallelism. Impractical when chips were less complex; became feasible when hardware designers had more transistors to work with! (A few more details in textbook, if you're curious. Reasonable summary in Figure 3.7.)









| Division in MIPS | | | | | | | |
|------------------|--|--|--|--|--|--|--|
| • | In MIPS architecture, 64-bit work area for quotient and remainder kept in same two special-purpose registers used for multiplication (lo and hi). After division, quotient in lo and remainder in hi. Two (or more) instructions needed to do a division and get result: | | | | | | |
| | div rs1, rs2 mflo rq mfhi rr | | | | | | |
| | Assembler provides a "pseudoinstruction": div rdest, rs1, rs2 | | | | | | |
| • | Here too, a "smart" compiler might turn some divisions into shifts. (Which ones?) | | | | | | |





Floating Point (Review), Continued Most architectures these days use one or more of the floating-point formats defined by the IEEE 754 standard. Wikipedia article seems good. Many "who knew?" details!) Two things worth noting: Since first bit is (almost!) always 1, can omit it and get one extra bit. (Exception? special representation for that case.) Exponent is stored in "biased" form. Why? because then all exponents are non-negative, and comparisons are faster. (This speeds up sorting — perhaps why it's done this way?) (Working through an example attractive but for reasons of time we won't.)



Slide 22

Floating Point in MIPS Architecture supports IEEE 754 "single" (32 bits) and "double" (64 bits). Architecture defines 32 floating-point registers (\$f0 through \$f31), used singly for single-precision, in pairs for double-precision.



MIPS Floating-Point Instructions, Continued
Comparisons:

.eq.s,c.lt.s,etc., plus double-precision counterparts.
These set a bit true/false, which can be used by bclt, bclf.

Data copying:

mov.s, mov.d to copy from one (pair of) register(s) to another.
mtcl, mfcl to copy from general-purpose register to floating-point register and vice versa. NOTE that this just copies bits!

Conversion between integer and floating point:

cvt.w.s, cvt.s.w, and double-precision counterparts.

Floating Point in MIPS, Continued

- Some instruction names include c1. Short for "coprocessor 1". What's that? well, as textbook mentions, once upon a time chips for PC-class machines didn't have enough transistors to implement floating-point arithmetic, so if it was included in the hardware at all, it was as a separate chip ("coprocessor"). This may also explain why there are distinct floating-point registers. Now a thing of the past, but the name stuck.
- "If at all"? was it not possible on machines without floating-point hardware to do floating-point arithmetic? Well ... (Minute-essay question.)
- (Examples under "sample programs".)

Floating Point Versus Real Arithmetic, Revisited

- In CSCI 1120 I show two "floating point is strange" examples.
- Revisit those ...



| | Minute Essay Answer A smart-enough compiler could compile | | | | | |
|----------|---|------------|-----------------|----------------|----------|-----------------|
| | | | | | | |
| | n *= 10; as, e.g., | | | | | |
| | sll \$t0, | \$s0, 2 | # n*4 | | | |
| Slide 28 | add \$t0, | \$t0, \$s0 | # n*4 + 1 | | | |
| | sll \$s0, | \$t0, 1 | # 2(n*4 + 1) | | | |
| | \item By | emulating | it in software! | it wouldn't be | fast, bu | t it could work |
| | | | | | | |
| | | | | | | |
| | | | | | | |