





Slide 3



Slide 4

Control Logic

 Figure 4.16 shows names of "control signals" and what they mean. (Note: Textbook uses "asserted" and "deasserted"; I'll just use 1 and 0 — textbook indicates that this is a bit sloppy but I think okay for our purposes.) (Why MemRead? textbook says/implies that data memory is constructed such that attempts to read from invalid address could cause problems, and sometimes address *won't* be valid.)

Slide 5

• How to generate them? As mentioned in Appendix B, tools exist to transform truth tables into combinational logic, so it will be enough to come up with a truth table that maps inputs to the needed signals.

Control Logic, Continued

- Figure 4.17 adds needed combinational logic blocks to Figure 4.15.
- Section 4.4 works through details. A lot of it should seem like common sense (viewed from the right angle?). Only potentially tricky part is input to ALU "which operation?" ...

Slide 6



Slide 7

Slide 8

Additions for Jump • Figure 4.24 shows additions for j. Again, sort of common sense (from the right angle?)



Instruction Execution Details — Examples

- Example add. (Solution online as part of Homework 6 assignment.)
- Example 1w. (Solution online as part of Homework 6 assignment.)
- Example beq. (Solution online as part of Homework 6 assignment.)

Slide 10

