



1





Slide 4

 $\mathbf{2}$



 One potential payoff is skipping unused phases: E.g.., R-format (arithmetic/logic) instructions don't need to access data memory, (So different instructions might take different numbers of cycles — as discussed way back in Chapter 1.)

Slide 5

- Also, we don't need separate instruction/data memories. (And we can
 possibly also eliminate some duplicate elements that are there only because
 of what we'll call shortly "structural hazards".)
- However, control logic becomes more complex: Must do everything we were doing before, plus keep track of which phase we're in. We can do that with a finite state machine, discussed in Appendix B, which we didn't make time for — but then, if we're skipping details of multi-cycle (as the textbook does currently), it's not as critical.

But a few words ...





FSMs and Multi-Cycle Idea is to define FSM with one state for each stage of the design. Inputs are outputs of previous step; outputs include control signals. (Some previous editions of the textbook laid out a fairly detailed design for this. It was interesting if also something of a pain!) Why not used as much any more? Almost surely because the only performance gain is here is that some instructions take less time, while these days is on better performance through more parallelism. (Hardware designers haven't figured out to make single circuits go faster, but they can put more on a chip, and how else to use that?)

Slide 8

Slide 9



- Another approach is to use "pipelining": Modeled after assembly line; many real-world analogies possible. Textbook describes a laundry "assembly line", with stages corresponding to washing, drying, folding, and putting away.
- Could base a pipelined implementation of MIPS on the same phases used for a multi-cycle implementation, with one pipeline stage per phase.
- How does this help? well ...

Pipelined Implementation, Continued
It doesn't make individual instructions faster, but means you can get more of them done in a given time.
Like the simple multi-cycle implementation, it means added hardware complexity ...

Slide 10



 $\bullet\,$ To be continued \ldots

