





## Simple Schemes — No Abstraction Memory (a.k.a. "RAM") can be thought of as a very long list of numbered cells (usually bytes). (This is a somewhat simplified view but good enough for our purposes.) Simplest schemes for managing it don't try to hide that view. (Names for these come from older edition of Tanenbaum's book.)















## Program Relocation, Continued

- One solution: Generate, as part of the executable, a list of locations where there's an absolute address, and modify it as the program is loaded into memory. (This won't work well if we introduce swapping, discussed soon.)
- A better solution involves translating addresses "on the fly" and this solution also helps with memory protection (making sure processes don't have access to each other's data, at least without explicit sharing).



## Underlying idea — separate program addresses (relative to start of program's "address space") from physical addresses (memory locations), and map program addresses to physical addresses. Also try to identify out-of-bounds addresses. Only practical way to implement — hardware "memory management unit" that logically sits between the CPU and memory. (Figure 3-8 in text.)

Slide 14

 Only practical way to implement — hardware "memory management unit" that logically sits between the CPU and memory. (Figure 3-8 in text.)
 Simplifying, CPU references program addresses, MMU turns them into physical addresses, generates interrupt if invalid.

	A Simple MMU
Slide 15	<ul> <li>Idea — map each process's address space to a contiguous chunk of real memory, based on base and limit addresses (<i>B</i> and <i>L</i>): Program address <i>p</i> maps to memory location <i>B</i> + <i>p</i>. If <i>B</i> + <i>p</i> &gt; <i>L</i>, invalid (out of bounds). If <i>B</i> and <i>L</i> are different for each process — solves both problems. </li> <li>Turn this into hardware (MMU) by using base and limit registers.</li> <li>Solves both the relocation and protection problems.</li> <li>Consider tradeoffs — complexity versus flexibility.</li> <li>Used in some early mainframes and PCs.</li> </ul>

## Memory Management with Contiguous Allocation

Simplest MMU (just described) uses two registers, base and limit. This more
or less implies that each process can have only one contiguous chunk of
memory. (Notice here the interaction between hardware design and O/S
design.)

Slide 16

 Key issues here are keeping track of what space is used by what, and deciding how to assign memory to processes.
 (Figure 3-3 in text.)



	Sidebar: Three-Level Scheduling
Slide 18	<ul> <li>Basic idea — break up problem of scheduling (batch) work into three parts:</li> <li>Admissions scheduling — choose from input queue which jobs to "let into the system" (create processes for).</li> <li>Memory scheduling — choose from among processes in system which to keep in memory, which to "swap out" to disk.</li> <li>CPU scheduling — choose from among processes in memory which to actually run.</li> </ul>
	<ul> <li>Points to consider:</li> <li>Are there advantages to limiting how many processes, how many in memory? What criteria could we use?</li> <li>Are there advantages to the explicit three-level scheme?</li> <li>Would this (or a variant) work for interactive systems?</li> <li>Do all three schedulers have to be efficient?</li> </ul>





