





Paging — Mapping Program to Physical Addresses

- One consequence mapping from program addresses to physical addresses is much more complicated.
- How? "page table" for each process maps pages of address space to page frames; use this to calculate physical address from program address. (Are there page sizes for which this is easier?)

- As with base/limit scheme, makes more sense to implement this in MMU. (Notice again interaction between hardware design and O/S design.)
- Could let page table size vary, but easier to make them all the same (i.e., each process has the same size address space), have a bit to indicate valid/invalid for each entry. Attempt to access page with invalid bit "page fault".





Sidebar: Memory Management Within Processes

• What if we don't know before the program starts how much memory it will want? with very old languages, maybe not an issue, but with more modern ones it is.

I.e., we might want to manage memory within a process's "address space" (range of possible program/virtual addresses).

- Slide 7
- Typical scheme involves
 - Fixed-size allocation for code and any static data.
 - Two variable-size pieces ("heap" and "stack") for dynamically allocated data.
 - Note that combined sizes of these pieces might be less than size of address space, maybe a lot less.



- Exactly what's in a page table entry depends partly on hardware.
- Required(?) fields are page frame number, present/absent bit.
- Optional but useful fields include bits that can be used to track usage ("referenced/modified"), bits indicating what access is allowed (e.g., read-only), etc.

Slide 8

• (Figure 3-11 in text.)



Slide 10

Page Table Size — Example Given a page size of 64K (2¹⁶), 64-bit addresses, and 4G (2³²) of main memory, at least how much space is required for a page table? Assume that you want to allow each process to have the maximum address space possible with 64-bit addresses, i.e., 2⁶⁴ bytes. (Hints: How many entries? How much space for each one? and no, this is not a very realistic system.)



- Number of entries is $2^{64}/2^{16}$, i.e., 2^{48} .
- Size of each entry at least enough for page frame number. There are 2¹⁶ of them, so we need 16 bits for that. Probably should also include a valid/invalid bit, for a total of 17 bits. Rounding up to a multiple of 8 bits (one byte), that's 3 bytes per entry.

• Total space is $2^{48} \times 3$ — bigger than main memory!! so, not realistic.

Performance / Feasibility Concerns

- Even with good choice of page size, serious performance implications page table can still be big, and every memory reference involves page-table access how to make this feasible/fast?
- Slide 12
- (Remember that the MMU is hardware, and a bit about registers local to the CPU, faster to access than memory but limited in number, can be general-purpose or dedicated to a particular use (e.g., the program counter).)



