

Minute Essay From Last Lecture
Most people got the question about where to keep the page table more or less right.
About the midterm, no clear consensus: Some people commented that the length was reasonable (compared to other exams I've given), but a few ran out of time. Some found it easier than expected, others harder. Most found content not surprising, though one person mentioned the question about MMU. I thought this might remind you of the question from Homework 1 about registers related to memory usage, but maybe not?

Memory Management — Review

 The problem we're solving: Partition physical memory among processes. Two related issues (program relocation and memory protection) both nicely solved by defining "address space" abstraction and implementing with help from hardware (MMU).

Slide 3

- Contiguous-allocation schemes are simple but not very flexible.
- Paging is more flexible but more complex.





"Smashing the Stack", Continued ... possibly including the function's return address! This is an example of deliberately "smashing the stack", and if the input is very carefully crafted non-text, can be used to invoke attacker's code. (Full details in a very old paper referenced in "Useful links" on course Web site. Uses x86 assembly language but I think is fairly readable even if you don't know that, and has a useful overview of various things relevant to this course.) Relies on being able to transfer control to any memory location user has access to, including writable locations. I haven't dug into details, but having a bit in each page table entry that identifies pages that can contain executable code seems like it could help foil this scheme.



Paging — Feasibility Issues

• Clearly page tables can be big, if we want them all to be the same size (probably) and big enough to represent the system's maximum address space (also probably).

Slide 8

 How to make this feasible? more than one possibility, based on the observation that the number of valid page table entries (ones that point to a page frame) is manageable (in contrast to the number of total potential page table entries).



Inverted Page Tables
Idea here is to map not from page number to page frame number but the other way around.
So, in this scheme there's one combined table (rather than one per process), indexed by page frame number, with entries containing a process ID and a page number.
Seems like then lookups would be quite slow — potentially have to search the whole table — but use of TLB mitigates that somewhat, and a clever implementation could/would have some way to make it faster.
Potentially more difficult to implement efficiently, so at one time not used much. Coming back with 64-bit addressing?







Finding A Free Frame — Page Replacement Algorithms
Processing a page fault can involve finding a free page frame. Would be easy if the current set of processes aren't taking up all of main memory, but what if they are? Must steal a page frame from someone. How to choose one?
Several ways to make choice (as with CPU scheduling) — "page replacement algorithms".
"Good" algorithms are those that result in few page faults. (What happens if there are many page faults?)
Choice usually constrained by what MMU provides (though that is influenced by what would help O/S designers).
Many choices (no surprise, right?) ...

Slide 13



Sidebar: Page Table Entries, Revisited

- Recall many architectures' page table entries contain bits called "R (referenced) bit" and "M (modified) bit". Idea is that these bits are set (to 1) by hardware and cleared by software (O/S) in some way that's useful.
- *R* bit set on any memory reference into page. Typically cleared by O/S periodically (on "clock ticks"). Allows tracking which pages have been used recently.
- *M* bit set on any write/store into page, cleared when page is written out to disk. If off, means that if we need this page's page frame, no need to write contents out to disk (since presumably we have a copy from a previous write).
- Slide 16



"First In, First Out" Algorithm Idea — remove page that's been there the longest. Implementation — keep a FIFO queue of pages in memory. How good is this? Easy to understand and implement, no MMU support needed, but could be very non-optimal.



"Least Recently Used" (LRU) Algorithm
Idea — replace least-recently-used page, on the theory that pages heavily used in the recent past will be heavily used in the near future. (Usually true).
Implementation:

Full implementation requires keeping list of pages ordered by time of reference. Must update this list on every memory reference(!).
Only practical with special hardware — e.g.:
Build 64-bit counter C, incremented after each instruction (or cycle). On every memory reference, store C's value in PTE. (Is 64 bits enough?)
To find LRU page, scan page table for smallest stored value of C.

How good is this? Results could be good, but requires hardware we probably won't have.



"Aging" Algorithm
Idea — simulate LRU in software (like NFU), but give more weight to recent history.
Implementation similar to NFU, but increment counters by shifting right and adding to *leftmost* bit — in effect, divide previous count by 2 and add bit for recent references.
How good is this? Pretty good approximation to LRU, though a little crude, and limited by size of counter.



Slide 24	"Working Set" Algorithm
	 Idea — steal / replace page not in recent working set. Define working set by looking back τ time units (w.r.t. process's virtual time). Value of τ is a tuning parameter, to be set by O/S designer or sysadmin.
	Implementation:
	 For each entry in page table, keep track of time of last reference.
	– Clear R bits periodically.
	– To choose a page to replace, scan through page table and for each entry: If $R=1,$ update time of last reference.
	Compute time elapsed since last use. If more than $ au,$ page can be replaced.
	 If no page to replace found that way, pick the one with oldest time of last use; if a tie, pick at random.
	 How good is this? Good, but could be slow.



