

Paging — Review/Recap
Basic idea is simple: Divide up each process's address space into "pages" of some fixed size N, physical memory into "page frames" also of size N, and map pages actually being used into page frames.
Note that typically much of a process's potential address space is unused, and no need to find physical memory for the not-in-use pages.
Sounds promising, though two potential problems: speed of access, and size of page tables.
But first a couple more things ...

Slide 2

1















TLBs and Context Switches

- Mappings in TLB become invalid if we switch address spaces. Simplest solution is just to flush cache and let it fill again as the new process runs. (One more thing that affects speed of context switch.)
- Unless ... Recognized problem, and some hardware has features to address it. Details interesting but not critical.

Slide 10

5

TLBs — Replacement Policy

- TLBs typically "fully associative" caches, in which a cached value can be anywhere in the cache, as opposed to simpler cache in which if a value is in the cache at all it's at one fixed location. (Nice discussion of caches in the textbook I use for CSCI 2321, but for financial reasons you may not still have a copy of that.)
- Typically more things we could cache than space to cache them. When we
 want to add something, what to evict? Obviously want to minimize TLB/cache
 misses. Many strategies possible; two simple ones are "least recently used"
 and random. More when we talk about caching memory to disk.





Another Option — Combine With Segmentation

- For simplicity we want all page tables to be the same size, but most will be very "sparse" (lots of pages not mapped to a physical page). Wasteful, no?
- One idea combine paging with segmentation, i.e., have several segments (which can vary in size), each consisting of a much smaller range of pages.

Slide 14

 Advantages / disadvantages pretty much those of segmentation — avoids waste, but means system has to deal with things (page tables, here) of different sizes.



• Same idea could be extended to (almost?) arbitrarily many levels.



- Another idea is to turn the basic map around i.e., rather than map combination of process and page number to page frame number, map page frame number to combination of process and page number.
- Ties size of (inverted) page table mostly to size of physical memory (though number of bits needed for page numbers and for process IDs will be a factor also).
- Downside is that now finding the right PTE is not a simple table lookup.
 Potentially quite slow, so to make this realistic would need to do something more sophisticated than linear search. (Hm, managing TLB misses in software looking attractive?)
- Slide 16



