

Folders should be set up and shared, though I didn't have Google notify you.
Folders should be set up and shared, though I didn't have Google notify you.
Do use them; I set things up this way so it fits well with the rest of my course infrastructure.

Slide 1

Course Infrastructure

- Many instructors use some sort of "learning management system" such as TLEARN or Google Classroom.
- I don't I have my own system, going back to before these were so popular, and partially automated using a collection of programs and scripts. Switching would be possible but painful.

Slide 3

The Pandemic and Trinity News from outside continues to be scary. But inside the Trinity bubble, we're safe? Maybe. Latest "Covid by the numbers" e-mail from the admiministration sounds good. Only three cases among faculty/staff! But one of those cases is — one of our visiting faculty! Somehow this makes it more real. Hers is a cautionary tale: She visited some family, all of them fully vaccinated except an 11-year-old. The 11-year-old is back in school in person, but had recently tested negative. They felt safe, took off their masks, and ... all got sick. (The negative test result was misleading.) No one got *very* sick, but.





Slide 6



ſ	SIMD Architectures
	• Basic idea sort of implied by name (Single Instruction, Multiple Data) — many identical arithmetic units all executing the same instruction stream in lockstep (via single control unit), each on its own data. Can have separate memory for each AU or all can share.
	 Vector processor — addition(s) to CPU meant to speed up operations on arrays (vectors) by using pipelining and/or multiple AUs. Can be thought of as a special case of (pipelined) SIMD.
	 Both used fairly extensively early on and then abandoned, except for special-purpose hardware such as graphics cards. <i>But</i> the latter are emerging as a computing platform ("GPGPU"). Here as in other things fashion(?) is cyclical?
	 Worth noting that GPGPU typically has its own memory distinct from "host" memory.



Shared-Memory MIMD Architectures • Basic idea here — multiple processors, all with access to a common (shared) memory. • Details of access to shared memory vary - shared bus versus crossbar switch, management of caches, etc. Textbook for CSCI 2321 has (some) details. Access to memory can be "constant-time" (SMP) or can vary (NUMA). Slide 10 • Attractive from programming point of view, but not as scalable as distributed memory. (Up until recently, not scalable enough to be really attractive.) • Many, many examples, from early mainframes to dual-processor PCs to multicore chips. • Conceptually, each processor has access to all memory locations via normal memory-access instructions (e.g., load/store). Convenient, but has some potential drawbacks ("race conditions"). Hardware and/or programming environment must provide "synchronization mechanism(s)".



"Parallel Hardware is Becoming Mainstream"?

- It's been an article of faith for a long time that eventually we'd hit physical limits on speed of single CPUs, despite interpretation of Moore's law as "CPU speed doubles every 1.5 years."
- But strictly speaking, Moore's law says that the number of transistors that can be placed on a die doubles every 1.5 years.
- Historically that has meant more or less doubling speed and memory size. That seems to be at an end (for now?) — tricks hardware designers use to get more speed require higher power density, generate more heat, etc.
- So, what to do with all those transistors? Provide hardware support for parallelism!



One Approach — Multicore Chips • Key idea here — chip includes several "cores", all sharing one connection to memory. • Each "core" is a CPU in the sense we talk about in Computer Design; each typically has its own first-level cache. Slide 14 • To fully exploit this for a single application, probably need multiple threads.



GPGPU
GPUs typically contain many identical special-purpose processors that operate more or less in SIMD fashion, and also have their own memory hierarchy.
Using this platform for general-purpose computing is still somewhat cumbersome, but possible ...
(More about this soon.)

Slide 16



One Programming Model: Shared Memory

- Key idea threads executing concurrently, all sharing one memory.
- Maps well onto hardware platforms for smaller-scale parallel computing, can be implemented on other platforms too (with some work).
- Slide 18
- Challenge for programmers is to break up the work, figure out how to get threads to interact *safely* sharing variables has its pitfalls.
- (How would the "add up a lot of numbers" example work here?)



- Key idea processes executing concurrently, each has its own memory, all interaction is via messages.
- Maps well onto most-common hardware platforms for large-scale parallel computing, can be implemented on others too.

- Challenge for programmers is to break up the work, figure out how to get separate processes to interact *by message-passing* no shared memory.
- (How would the "add up a lot of numbers" example work here?)