



Slide 4



Processing Memory References — MMU
Does cache contain data for (virtual) address? If so, done.
Does TLB contain matching page table entry? If so, generate physical address and send to memory bus.
Does page table entry (in memory) say page is present? If so, put PTE in TLB and as above.
If page table entry says page not present, generate page fault interrupt. Transfers control to interrupt handler.

Slide 5



- Is page on disk or invalid (based on entry in process table, or other o/s data structure)? If invalid, error terminate process.
- Is there a free page frame? If not, choose one to steal. If it needs to be saved to disk, start I/O to do that. Update process table, PTE, etc., for "victim" process. Block process until I/O done.
- Start I/O to bring needed page in from swap space (or zero out new page). If I/O needed, block process until done.
- Update process table, etc., for process that caused the page fault, and restart it at instruction that generated page fault.



- How to keep track of pages on disk.
- How to keep track of which page frames are free.
- How to "schedule I/O" (but that's later).
- How to choose a page frame to "steal".

Slide 6



Finding A Free Frame — Page Replacement Algorithms

- Processing a page fault can involve finding a free page frame. Would be easy if the current set of processes aren't taking up all of main memory, but what if they are? Must steal a page frame from someone. How to choose one?
- Slide 8
- Several ways to make choice (as with CPU scheduling) "page replacement algorithms".
 - "Good" algorithms are those that result in few page faults. (What happens if there are many page faults?)
 - Choice usually constrained by what MMU provides (though that is influenced by what would help o/s designers).





Slide 10

Minute Essay Answer

• The disk being used for paging was the one that was very busy. So, mostly likely the system was spending so much time paging ("thrashing") that it wasn't able to get anything else done. Usually this means that the system isn't able to keep up with active processes' demand for memory.

Slide 11